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ABSTRACT: CMOS pixel sensors (CPS) represent an emerging technological approach to charged
particle detectors. CMOS processes allow to integrate the sensitive volume and the readout elec-
tronics of the pixel detector in a single silicon die allowing for small pixel pitch (. 20 µm) and
low material budget (∼ 0.2-0.3% X0 per layer). These characteristics make CPS an attractive op-
tion for vertexing and tracking systems of high energy physics experiments requiring high spatial
resolution. Moreover, thanks to the use of commercial CMOS processes for the CPS fabrication,
the construction cost can be significantly reduced in comparison to the custom technologies used
so far. However, the attainable performance level of the CPS in terms of radiation hardness and
readout speed is mostly determined by the fabrication parameters of the CMOS processes available
on the market rather than by the CPS intrinsic potential itself.
The constant evolution of commercial CMOS processes towards smaller feature sizes and high re-
sistivity epitaxial layers enhances steadily the radiation hardness and allows for the implementation
of more complex, accelerated readout circuits. The TowerJazz 0.18 µm CMOS process, being one
of the most relevant examples, recently became of interest for several future detector projects. The
most imminent of them is an upgrade of the Inner Tracking System (ITS) of the ALICE detec-
tor at LHC. It will be followed by the Micro-Vertex Detector (MVD) of the CBM experiment at
FAIR. Other experiments like ILD consider CPS as one of the viable options for flavour tagging
and tracking sub-systems.
Following the successful tests of the first prototypes in 2012 proving that the radiation hardness
of the technology complies with the requirements of the new ALICE-ITS and CBM-MVD, the
PICSEL group of IPHC-CNRS in Strasbourg (France) started to develop two CPS (MISTRAL and
ASTRAL) dedicated to these projects. The present contribution describes the current status of this
development. Results of the laboratory and beam tests of several prototype chips manufactured in
Spring and tested during Summer 2013 are presented.
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1. Introduction
Silicon pixel detectors are widely used in high energy physics experiments. In collider experiments
they usually equip several cylindrical layers surrounding the collision point. Pixel detectors allow
to determine the two-dimensional positions of the particles produced in a collision in each of these
layers. This information is then used to reconstruct the particles’ trajectories (tracks). One of the
important parameters of a particle track used in physics analyses is the impact parameter, defined
as the minimum distance between the track and the collision vertex. The resolution on the impact
parameter σIP can be expressed in the following way:
σIP = a⊕
b
p · sin3/2 θ
(1.1)
as a function of the particle momentum p and the track polar angle θ . The parameter a is propor-
tional to the single point resolution of the pixel detectors, σSP. The parameter b is proportional to
the material budget of the detector. Therefore, in order to improve the impact parameter resolution
it is necessary to reduce the pixel detectors’ pitch to lower the σSP, and their thickness to lower
the material budget. However, the space for the improvement of these parameters is rather limited
in case of the hybrid pixel detectors used so far. These detectors are composed of a sensor and
a readout chip interconnected via bump bonding. Technological constraints of the bump bonding
process presently limit the pixel pitch to ∼ 50 µm. Moreover, due to the complex structure of the
hybrid detectors comprising two silicon chips, the material budget can be only reduced down to
∼ 1% X0 per layer. The resulting resolution on the impact parameter is insufficient for the exper-
iments requiring the reconstruction of short-living particles, like charmed and bottom mesons and
baryons, down to the low transverse momentum range.
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2. CMOS Pixel Sensors (CPS): present status
An idea behind CMOS pixel sensors (CPS) is to use commercial CMOS processes used for the
imaging sensors production to build the readout micro-circuitry on top of the sensitive epitaxial
P-layer. The charge produced in the epitaxial layer by the traversing charged particles is collected
via reverse-biased diodes and is transferred to the readout chains of the top layer. Such an in-
tegration of the sensitive volume and the readout circuitry in a single silicon die alleviates the
aforementioned constraints on the pixel pitch and the detector thickness. The pixel pitch for CPS
is determined mostly by the space needed to implement the in-pixel circuitry and can be lowered
down to . 20 µm. In order to reduce the material budget, CPS chips can be thinned down to
∼ 50 µm. The resulting material budget can therefore reach ∼ 0.2-0.3% X0 per layer. As for the
radiation hardness and readout speed capabilities of CPS, they are mostly determined by several
fabrication parameters of the CMOS processes employed. The first parameter is the feature size
of the CMOS process. Processes with the smaller feature size are characterized by the thinner
gate oxide layer providing higher tolerance to ionizing radiation. Moreover, a smaller feature size
allows to implement more sophisticated readout schemes, leading to a faster readout. The second
parameter is the resistivity of the epitaxial layer. A higher resistivity allows for better depletion
of the epitaxial layer. Better depletion guarantees an efficient charge collection and increases the
tolerance to non-ionizing radiation.
The state-of-the-art of CPS is well represented by the Ultimate [1] chip produced using the
AMS 0.35 µm CMOS process. This chip was developed by the PICSEL group of the IPHC-CNRS
in Strasbourg (France) for the Heavy Flavour Tracker (HFT) of the STAR experiment at RHIC. 400
chips will equip the PXL [2] - the two innermost layers of the HFT. The Ultimate chip features a
pixel pitch of 20.7 µm providing single point resolution better than 4 µm. Thanks to the feature size
of 0.35 µm and the epitaxial layer with a resistivity in excess of∼ 400Ω · cm, the chip can withstand
the combined radiation load of 150 kRad and 3× 1012 neq/cm2 at the operation temperature of
35 ◦C. In order to reduce the power dissipation, the chip is read out in the single-row rolling shutter
mode with the integration time of 200 µs. Such an integration time corresponds well to the expected
interaction rate of the STAR experiment. Three out of ten sectors of the PXL where successfully
installed and commissioned in May–June 2013 [3]. Full system installation is planned for January
2014, followed by the first physics run in February 2014.
3. Future projects
Following the promising perspectives of the STAR-PXL, several other experiments became inter-
ested in using CPS. The most imminent one is ALICE [4] (A Large Ion Collider Experiment) at
LHC. The Inner Tracking System (ITS) of the ALICE detector is going to be upgraded during the
second long shutdown of the LHC (LS2) in 2018/19 [5]. The main goal of this upgrade is to allow
the reconstruction of heavy flavour hadrons at low transverse momentum (pT < 1GeV/c). This
objective can be reached by improving the impact parameter resolution of the ITS by a factor of
∼ 3. In order to provide such an improvement, the new ITS will be built comprising seven layers
of CPS with a single point resolution of ∼ 5− 15 µm, depending on the layer. The new detector
will have to cope with the important event rates of 50 kHz in Pb-Pb collisions and several hundreds
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Table 1: Main requirements of several future projects compared to those of the STAR-PXL.
σsp [µm] Integration time [µs] TID [MRad] NIEL [neq/cm2] Temp [◦C]
STAR-PXL ∼ 4 200 0.15 3×1012 35
ALICE-ITS ∼ 5 . 30 0.7 1013 30
CBM-MVD ∼ 5 10–30 10 1014 < 0
ILD-VXD ∼ 3 ≤ 10 ∼ 0.1 ∼ 1011 30
of kHz in pp collisions. Therefore the integration time of the detector should not exceed ∼ 30 µs.
Moreover, such event rates will lead to a relatively high radiation load on the detector. Accord-
ing to recent simulations, the overall dose expected for the full physics program after LS2 for the
innermost layer can reach up to 700 kRad and 1013 neq/cm2 including a safety factor of ten.
Another future experiment based on CPS is the Compressed Baryonic Matter (CBM) experi-
ment at FAIR (GSI). CPS will be used to equip the Micro Vertex Detector (MVD) [6]. CPS are also
considered as one of the options for the inner layers of the International Large Detector (ILD) [7]
at ILC.
Main requirements of these future projects are summarized in Table 1 in comparison to those of
the STAR-PXL. It is worth noting that the requirements for the radiation hardness and the readout
speed of the new projects are more demanding. They couldn’t all be satisfied with the AMS 0.35 µm
CMOS process used for the fabrication of Ultimate. Therefore, another CMOS process had to be
found, which would comply with these new requirements. In 2011, the TowerJazz1 0.18 µm CMOS
process was proposed as a possible solution. Thanks to the reduced feature size and high resistivity
epitaxial layer (ρ > 1kΩ ·cm) it was considered as a good candidate. R&D activities were initiated
by several groups in order to investigate this new process.
4. Current developments by the PICSEL group
The PICSEL group started the CPS developments for the ALICE-ITS upgrade in 2011. The
MIMOSA-32/32Ter chips were designed first, aiming to assess the charge collection performance
and the radiation hardness of the TowerJazz 0.18 µm CMOS process. Multiple laboratory and beam
tests of these chips were performed in 2012. They allowed to validate the charge collection effi-
ciency of the process. The radiation hardness of the process was confirmed up to the combined
load of 1 MRad and 1013 neq/cm2 at 30 ◦C [8].
These encouraging results allowed to pursue further developments towards the full scale CPS.
Presently two architectures, called MISTRAL and ASTRAL, are being developed in parallel. Their
main characteristics are summarized in Table 2. The principal difference between MISTRAL and
ASTRAL is that the former features end-of-column discriminators, while the latter incorporates a
discriminator in each pixel. The in-pixel discriminators will allow to decrease both the integration
time and the power density of the chip.
The development of a full scale CPS requires several prototyping steps in order to validate
different building blocks of the final design. For this purpose, an engineering run including 26
1 http://www.jazzsemi.com/
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Table 2: Main characteristics of the MISTRAL and ASTRAL architectures.
Parameter MISTRAL ASTRAL
Pixel size (rφ × z) [µm] 33×22 31×24
CDS in-pixel
Discriminator end-of-column in-pixel
Readout mode Rolling shutter
Nb. of rows read out in parallel 2
Integration time [µs] 30 20
Power density [mW/cm2] < 200 ≤ 100
prototype chips was submitted in March 2013, in collaboration with groups from CERN (Geneva)
and RAL (UK). Wafers featuring epitaxial layers with different thickness and resistivity were used
for the chips fabrication. Most of the tests were performed on the chips with an epitaxial layer
with a thickness of ∼ 18 µm and a resistivity of & 1kΩ · cm (HR-18) and that with a thickness of
∼ 20 µm and a resistivity of ∼ 6kΩ · cm (HR-20).
5. Preliminary prototype tests results
The engineering run included 10 chips developed by the PICSEL group. Starting from June 2013
these chips were tested in various ways. Laboratory tests performed at IPHC (Strasbourg) allowed
to evaluate the noise and charge collection efficiency (CCE). The CCE was measured using the
5.9 keV X-rays emitted by a 55Fe source. In August 2013, several chips were also tested with an
electron beam of ∼ 4GeV/c in DESY (Hamburg). In the following, preliminary test results of the
three most important prototypes (called MIMOSA-34/22THR-A1/22THR-B) are presented.
MIMOSA-34 This chip was designed to study the charge collection properties of the TowerJazz
0.18 µm process as a function of the dimensions and design of the pixel and of the properties of the
epitaxial layer. It includes 30 independent submatrices of 64× 16 pixels each. Analogue readout
is performed in the rolling shutter mode, with an integration time of 32 µs. The pixel pitch and
the collection diode surface vary from one submatrix to another. The pixel dimensions vary from
22×27 to 33×66 µm2. The surface of the collection diode varies from 1 to 15 µm2.
The signal-to-noise ratio (SNR) of the cluster seed has been measured for different submatri-
ces and epitaxial layers during the beam test. The clusters were associated to the electron tracks
reconstructed in the 6-plane pixel telescope. On Figure 1a, the SNR distributions of the cluster seed
are compared for the pixels with the pitch of 22×33 µm2 and the diode surface of 11 µm2 (called
P29) implemented on HR-18 and HR-20 epitaxial layers. One observes that both epitaxial layers
provide similarly high SNR.
Figure 1b shows the SNR distributions of the cluster seed for the pixels with the same pitch of
22×33 µm2 but different diode surfaces of 8 and 11 µm2 (called P20 and P29), both implemented
on the HR-20 epitaxial layer. One observes that the P20 pixels provide higher SNR. It can be
explained by the fact that the smaller diodes of the P20 pixels having lower capacity lead to a lower
pixel noise. Indeed, such an effect has been observed during the laboratory noise measurements.
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(a) Comparison of the pixels imple-
mented on HR-18 and HR-20 epitaxial
layers with the diode surface of 11 µm2.
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Figure 1: Signal-to-noise ratio distributions of the cluster seed for different MIMOSA-34 pixels
implemented on different epitaxial layers.
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Figure 2: Signal-to-noise distributions of the cluster seed for MIMOSA-34 pixels of different di-
mensions and diode surface implemented on the HR-20 epitaxial layer.
At the same time, it was observed that the smaller diodes of the P20 pixels provide slightly lower
CCE. However, the net result of these two opposite effects is an increase of the SNR for the pixels
with the smallest diode.
Figure 2 shows the SNR distributions of the cluster seed for the pixels with dimensions of
22× 33 µm2 and diode surface of 11 µm2 and those with dimensions of 22× 66 µm2 and diode
surface of 15 µm2 (called P29 and P19 respectively). One observes that despite their significantly
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Table 3: Single point resolution corresponding to the binary cluster encoding for the different pixel
dimensions. The values were obtained using the eta function algorithm.
Process AMS 0.35 µm TowerJazz 0.18 µm
Chip type Ultimate MIMOSA-32Ter MIMOSA-34 MIMOSA-32Ter MIMOSA-34
Pixel size [µm2] 20.7×20.7 20×20 22×33 20×40 22×66
σsp [µm] 3.7±0.1 3.2±0.1 ∼ 5 5.4±0.1 ∼ 7
larger pitch, P19 pixels exhibit SNR values nearly as large as those of P29. This can be explained
by assuming that the larger diode of P19 compensates the charge collection efficiency loss due to
the larger distance between neighbouring diodes. The results of these measurements will be used
for the optimization of the pixel design of the final sensors.
Another important parameter addressed with the help of the MIMOSA-34 chip is the single
point resolution. This measurement was also performed during the beam test. Due to the ana-
logue readout of the MIMOSA-34 chip, additional data post-processing was needed, consisting
in emulating of the binary discriminated output of the final chip. Table 3 reports the preliminary
values obtained with the P29 and P19 pixels (22× 33 µm2 and 22× 66 µm2 pixel dimensions re-
spectively). Results of similar measurements performed with the MIMOSA-32Ter chip are shown
as well. Results obtained with the TowerJazz-based chips are also compared to those of the AMS-
based Ultimate chip. One observes that for similar pixel dimensions, the TowerJazz process pro-
vides a slightly better resolution. 22×33 µm2 large pixels provide a resolution complying with the
ALICE-ITS upgrade requirements. Moreover, the resolution provided by 22×66 µm2 large pixels
make them a possible option for the external layers of the new ALICE-ITS, where they allow to
significantly reduce the power density of the detector.
MIMOSA-22THR-A1 This prototype chip served several purposes. The first one was to validate
the single-row rolling shutter readout via end-of-column discriminators. This architecture was used
in the Ultimate chip fabricated in the AMS 0.35 µm CMOS process. This time, the TowerJazz-based
implementation of this architecture had to be tested. The pixel matrix of the chip is formed by 136
columns containing 320 pixels each. 128 columns are read out in binary mode via end-of-column
discriminators. 8 remaining columns provide an analogue output to test the in-pixel circuitry. The
validation consisted in measuring of the particle detection efficiency and the fake hit rate as a
function of the discriminators’ threshold during the beam test.
The second purpose was to find the way to reduce an excessive, non-gaussian noise observed
in the MIMOSA-32/32Ter chips [9]. A detailed noise analysis showed that this excess was due
to the small fraction of pixels exhibiting RTS (Random Telegraphic Signal) fluctuations of the
baseline. Several studies, e.g. [10], indicate that the magnitude of the RTS induced noise can be
reduced by increasing the size of the gate of the pre-amplifier’s input transistor. In order to verify
this solution, the pixel array of the MIMOSA-22THR-A1 chip was composed of three distinct
sub-arrays (called S1, S2 and S4) of pixels featuring a different size of the pre-amplifier’s input
transistor gate. In submatrix S4 the transistor gate has a length L of 0.18 µm and a width W of
1 µm. These dimensions correspond to the pixels used in MIMOSA-32/32Ter chips [9]. Submatrix
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Figure 3: Distributions of the temporal noise for three submatrices of the MIMOSA-22THR-A1
chip featuring different sizes of the input transistor gate (indicated at the top of each distribution).
S2 contains pixels with L = 0.36 µm and W = 1 µm, i.e. the length of the gate has been doubled.
Submatrix S1 comprises pixels with L = 0.36 µm and W = 2 µm. In this case, both the length and
the width of the gate have been doubled.
The temporal noise (TN) and fixed pattern noise (FPN) were evaluated via discriminator
threshold scan performed in the laboratory. Figure 3 shows the distributions of TN for pixels com-
posing the submatrices S4, S2 and S1. One can see that the non-Gaussian noise tail is present in the
distribution corresponding to submatrix S4 (left). These pixels have the smallest size of the input
transistor gate, and are therefore the most susceptible to RTS noise. The noise tail is significantly
reduced in the distribution corresponding to the submatrix S2 (middle). Indeed, the doubled length
of the gate allowed to reduce the RTS noise. Finally, the noise distribution became nearly purely
Gaussian for the submatrix S1. Thus, one can conclude that the RTS noise was almost completely
suppressed by the simultaneous increase of the length and width of the gate of the pre-amplifier’s
input transistor.
Tests with the electron beam in DESY allowed to measure the particle detection efficiency and
fake hit rate as a function of the discriminator threshold. Results of these measurements for the
submatices S1 and S2 are presented in Figure 4. One observes that the particle detection efficiency
remains higher than 99.5 % over a wide range of the discriminator thresholds. At the same time, the
fake hit rate remains at an acceptable level of ∼ 10−5 or below. These results allowed to validate
the single-row rolling shutter readout. Moreover, it was confirmed that by increasing the size of the
gate of the input transistor one can effectively mitigate the RTS-induced noise and reduce the fake
hit rate down to acceptable levels without degrading the SNR performance at a level affecting the
particle detection efficiency.
MIMOSA-22THR-B This chip has been used to validate the double-row rolling shutter readout
via end-of-column discriminators. Together with the tests of the MIMOSA-22THR-A1 it would
allow validating the upstream part of the MISTRAL architecture. The pixel matrix of MIMOSA-
22THR-B is composed of 64 columns made of 64 pixels each. 56 columns are read out in binary
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Figure 4: Particle detection efficiency and fake hit rate as a function of the discriminator threshold
for the submatrices S1 and S2 of the MIMOSA-22THR-A1 chip.
mode via end-of-column discriminators. The 8 remaining columns provide an analogue output.
A threshold scan was performed in the laboratory in order to assess the TN and FPN. Figure 5
compares the distributions of the FPN of MIMOSA-22THR-B (right) with that of the submatrix
S4 of MIMOSA-22THR-A1 (left). One observes that the MIMOSA-22THR-B chip has higher
dispersion of the noise among different pixels. This effect is still of minor consequence on the
overall noise performance of the sensor. It was suspected to originate from the crosstalk between
multiple lines needed for the double-row readout. This crosstalk issue has been understood and will
be addressed in the next prototype chips. Apart from this issue, one can consider that the upstream
part of the MISTRAL architecture has been validated.
6. Conclusions and outlook
Thanks to the CPS it became possible to envisage building highly granular and very light track-
ing and vertexing detectors for various physics experiments, the STAR-PXL being the pioneering
device of this technology.
CPS are now also foreseen for the complete ITS upgrade since the TowerJazz 0.18 µm CMOS
process has been proven to be radiation tolerant enough and a fast enough read-out architecture
seems realisable. As for the CBM-MVD, the choice of CPS, which was already decided for the
first stages of the experiment, seems now to be extendible to its SIS-300 physics program, which is
the most demanding in terms of radiation tolerance and read-out speed. The PICSEL group of IPHC
is pursuing an extensive R&D towards the final full scale CPS for these projects. It includes two
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Figure 5: Distributions of the fixed pattern noise for the MIMOSA-22THR-A1 (S4) on the left and
MIMOSA-22THR-B on the right.
architectures to be integrated in the MISTRAL and ASTRAL chips. First tests of some prototype
chips fabricated in Spring 2013 gave several promising results towards this goal. First, the upstream
part of the MISTRAL architecture consisting of the double-row rolling shutter readout via end-of-
column discriminators has been validated. It provides a particle detection efficiency above 99.5%.
Second, an effective noise mitigation measure has been found. It allows reducing the fake hit rate
below 10−5. Finally, the single point resolution provided by the pixels with a size of 22×33 µm2
has been estimated to be ∼ 5 µm. This value satisfies the requirements of the ALICE-ITS upgrade
project. These results will allow the production of the first full scale (surface ∼ 1cm2) prototype
of the MISTRAL architecture in 2014. What concerns the ASTRAL architecture, it still requires
additional prototyping motivated by the in-pixel noise suppression.
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